library verilog;
use verilog.vl_types.all;
entity seq_detector_vlg_vec_tst is
end seq_detector_vlg_vec_tst;
